

00000000000000000000000000000000

5

The present invention relates to an image processing system, control method therefor, and image processing apparatus and, more particularly, to an image processing system in which an image input
10 apparatus and image forming apparatus are connected to each other, a control method therefor, and an image processing apparatus.

15

- 1 -

09650999 "0831.00

In the conventional image processing system,
however, the total processing time (to be referred to
as a throughput hereinafter) required from the input of
an image to the end of printing mainly depends on the
5 data transfer time and the image processing time and
printing processing time in the image forming apparatus
side. Processing in the image input apparatus hardly
influences the total throughput.

This means that the operation of the image input
10 apparatus stops during the operation of the image
forming apparatus. The performance between the
apparatuses constituting the system is unbalanced.

SUMMARY OF THE INVENTION

15 The present invention has been proposed to solve
the conventional problems, and has as its object to
provide an image processing system which is constituted
by connecting an image input apparatus and image
forming apparatus to each other, and increases the
20 total throughput, a control method therefor, and an
image processing apparatus.

According to the present invention, the foregoing
object is attained by providing an image processing
system in which first and second image processing
25 apparatuses are connected via a serial bus, wherein the
first image processing apparatus comprises control

of the serial bus, and the second image processing apparatus selects either of the image data stored in the storage means and image data processed by the second image processing apparatus.

5 In accordance with the present invention as described above, either of image data processed by the respective apparatuses can be selected.

 According to the present invention, the foregoing object is attained by providing an image processing
10 system in which an image input apparatus and an image output apparatus are connected via a serial bus, wherein the image input apparatus comprises input means for inputting image data of a first format, determination means for determining whether to convert
15 the image data of the first format into a second format, first conversion means for converting the image data of the first format into the second format on the basis of a determination result, and first communication means for transmitting the image data of the first or second
20 format to the image output apparatus, and the image output apparatus comprises second communication means for receiving the image data transferred from the image input apparatus, holding means for temporarily holding the received image data in a buffer having a
25 predetermined capacity, second conversion means for, if the image data held in the buffer has the first format,

converting the image data into the second format; and
output means for sequentially outputting the image data
of the second format.

In accordance with the present invention as
5 described above, the format of transfer data between
the apparatuses can be properly changed.

The invention is particularly advantageous that
the total throughput increases in the image processing
system in which the image input apparatus and image
10 forming apparatus are directly connected.

Other features and advantages of the present
invention will be apparent from the following
description taken in conjunction with the accompanying
drawings, in which like reference characters designate
15 the same or similar parts throughout the figures
thereof.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated
20 in and constitute a part of the specification,
illustrate embodiments of the invention and, together
with the description, serve to explain the principles
of the invention.

Fig. 1 is a block diagram showing the arrangement
25 of an image processing system to which the present
invention is applied;

00150999-083100

Fig. 2 is a block diagram showing the detailed arrangement of an IEEE 1394 I/F in an embodiment;

Fig. 3 is a block diagram showing an example of a network system constructed with an IEEE 1394 serial
5 interface;

Fig. 4 is a block diagram showing the construction of the IEEE 1394 serial interface;

Fig. 5 is an explanatory view showing address space of the IEEE 1394 serial interface;

10 Fig. 6 is a cross-sectional view showing a cable for the IEEE 1394 serial interface;

Fig. 7 is a timing chart explaining a Data/Strobe Link method;

15 Figs. 8 to 10 are flowcharts showing a procedure of network construction in the IEEE 1394 serial interface;

Fig. 11 is a block diagram showing an example of the network;

20 Fig. 12 is a table showing functions of a CSR architecture of the 1394 serial bus;

Fig. 13 is a table showing registers for the 1394 serial bus;

Fig. 14 is a table showing registers for node resources of the 1394 serial bus;

25 Fig. 15 is an example of a minimum format of a configuration ROM of the 1394 serial bus;

statuses in data transfer on the bus when the isochronous transfer and asynchronous transfer are mixedly performed.

Fig. 28 is a flowchart showing details of the sequence of printing processing in the first embodiment;

Fig. 29 is a flowchart showing root selection processing in the first embodiment;

Fig. 30 is a flowchart showing root selection processing in the second embodiment;

Fig. 31 is a flowchart showing selection control processing for image processing data in a modification of the second embodiment;

Fig. 32 is a flowchart showing control apparatus determination processing for distribution of image processing in the third embodiment;

Fig. 33A is a flowchart showing printing processing in a digital camera in the fourth embodiment;

Fig. 33B is a flowchart showing printing processing in a printer in the fourth embodiment;

Fig. 34A is a flowchart showing printing processing in the digital camera in the fifth embodiment;

Fig. 34B is a flowchart showing printing processing in the printer in the fifth embodiment;

Fig. 35A is a flowchart showing printing processing in the digital camera in the sixth embodiment; and

Fig. 35B is a flowchart showing printing processing in the printer in the sixth embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will now be described in detail in accordance with the accompanying drawings.

<First Embodiment>

Fig. 1 is a block diagram showing the arrangement of an image processing system to which the present invention is applied. Reference numeral 1 denotes a digital camera for inputting image data; and 2, a printer for printing out the image data input from the digital camera 1. The digital camera 1 and printer 2 are directly connected via a cable 16 by their interfaces (I/Fs) 3 and 4 defined by IEEE 1394.

The digital camera 1 is constituted by a CPU 5 for integrally controlling image input processing, a ROM 6 storing control programs executed by the CPU 5, a RAM 7 for temporarily storing data, an image input unit 8 for actually inputting image data, an image processing unit 9 for processing the input image data,

an interface (to be referred to as a "1394 serial bus") defined by the IEEE 1394-1995 standard (to be referred to as an "IEEE 1394"). The outline of the 1394 serial bus will be described below. Details of the IEEE 1394 standard are described in "IEEE Standard for a High Performance Serial Bus" published by IEEE (The Institute of Electrical and Electronics Engineers, Inc.), August 30, 1996.

10 [Outline of 1394 Serial Bus]

With the appearance of general digital video cam recorder (VCR) and digital video disk (DVD) player, there is a need for transferring realtime and large amount data such as video data and audio data

15 (hereinafter referred to as "AV data"). To transfer AV data in realtime to a personal computer (PC) or other digital devices, an interface capable of high-speed data transfer is required. The 1394 serial bus has been developed from the above point.

20 Fig. 3 shows an example of a network system constructed with a 1394 serial bus. This system comprises devices A to H, and the devices A and B, the devices A and C, the devices B and D, the devices D and E, the devices C and F, the devices C and G, and the
25 device C and H are respectively connected by a twisted pair cable for the 1394 serial bus. These devices A to

added to the network, the bus is automatically reset
(i.e., the current network constructing information is
reset), and a new network is constructed. This
function enables realtime setting and recognition of
5 network construction.

The 1394 serial bus has a data transfer speed
defined as 100/200/400 Mbps. A device having a high
transfer speed supports a lower transfer speed, thus
maintaining compatibility. As data transfer modes, an
10 asynchronous transfer mode (ATM) for transferring
asynchronous data such as a control signal, an
isochronous transfer mode for transferring isochronous
data such as realtime AV data are available. In data
transfer, within each cycle (generally 125 μ s/cycle), a
15 cycle start packet (CSP) indicating the start of cycle
is transferred, and then asynchronous and isochronous
data are mixedly transferred such that the isochronous
data transfer is transferred prior to the asynchronous
data.

20 Fig. 4 shows the construction of the 1394 serial
bus, as a layer structure. As shown in Fig. 4, a
connector port 810 is connected to a connector at the
end of a cable 813 for the 1394 serial bus. A physical
layer 811 and a link layer 812 in a hardware unit 800
25 are positioned as upper layers with respect to the
connector port 810. The hardware unit 800 comprises

described above. Next, the features of the 1394 serial bus will be described in more detail.

[Detail Description of 1394 Serial Bus]

5

[Electrical Specification of 1394 Serial Bus]

Fig. 6 shows a cross-section of the cable of the 1394 serial bus. The 1394 serial cable comprises two sets of twisted pair signal lines and two power-source lines. This construction enables power supply to a device which lacks a power source, or a device where a voltage is degraded due to a failure or the like. The direct-current voltage supplied by the power-source lines is 8 to 40V; the current is maximum 1.5 A. Note that in the standards for so-called DV cable, four lines except the power-source line construct the cable.

[DS-Link]

Fig. 7 is a timing chart explaining a DS-Link (Data/Strobe-Link) method as a data transfer method.

The DS-Link method, appropriate for high-speed serial data communication, requires two sets of two signal lines. That is, one of the two sets of twisted-pair signal lines is used for sending a data signal, and the other one set of twisted-pair signal lines is used for sending a strobe signal. On the

construction. The detection of change of network construction is made by detecting change of bias voltage at the connector port 810.

When the bus-reset signal is sent from one node,
5 the physical layer 811 of the respective nodes receives the bus-reset signal, and at the same time, notifies the link layer 812 of the occurrence of bus reset, and forwards the bus-reset signal to the other nodes. When all the nodes have received the bus-reset signal, a
10 bus-reset sequence is started. Note that the bus-reset sequence is started when the cable is attached/detached, or the hardware unit 800 has detected network abnormality or the like. Further, the bus-reset sequence is also started by a direct instruction to the physical layer
15 811 such as host control by a protocol. As the bus-reset sequence is started, data transfer is suspended during the bus reset, and after the bus reset, the data transfer is restarted in the new network construction.

20

[Node-ID Determination Sequence]

After the bus reset, the respective nodes start to obtain a node ID so as to construct a new network construction. A general sequence from the bus reset to
25 node-ID determination will be described with reference to the flowcharts of Figs. 8 to 10. Fig. 8 is a

flowchart showing a sequence from occurrence of bus-reset signal to node-ID determination and data transfer. At step S101, the respective nodes always monitor occurrence of bus-reset signal. When the
5 bus-reset signal has occurred, the process proceeds to step S102, at which to obtain a new network construction in a state where the network construction has been reset, parent-child relation is declared between nodes connected to each other. Step S102 is
10 repeated until it is determined at step S103 that the parent-child relation has been determined among all the nodes.

As the parent-child relation has been determined, the process proceeds to step S104, at which one "root
15 (node)" is determined. At step S105, node-ID setting is performed so as to provide an ID to the respective nodes. The node-ID setting is made in a predetermined order of the nodes. Step S105 is repeated until it is determined at step S106 that the ID's have been given
20 to all the nodes.

As the node-ID setting has been completed, since the new network construction has been recognized by all the nodes, data transfer among the nodes is possible. At step S107, data transfer is started, and the process
25 returns to step S101, at which occurrence of bus-reset signal is monitored again.

Fig. 9 is a flowchart showing the sequence from the monitoring of bus-reset signal (S101) to the root determination (S104) in detail. Fig. 10 is a flowchart showing the node-ID setting (S105 and S106) in detail.

5 In Fig. 9, at step S201, the occurrence of bus-reset signal is monitored, and as the bus-reset signal has occurred, the network construction is reset. Next, at step S202, as a first step for re-recognizing the reset network construction, the respective devices
10 reset its flag FL with data indicative of "leaf (node)". At step S203, the respective devices examine the number of ports, i.e., the number of other nodes connected to them. At step S204, based on the result of examination at step S203, the devices examine the number of
15 undefined (i.e., parent-child relation has not been determined) ports. The number of undefined ports is equal to that of the ports immediately after the bus reset, however, with the progress of determination of parent-child relation, the number of undefined ports
20 detected at step S204 decreases.

 Only actual leaf(ves) can declare parent-child relation immediately after the bus reset. Whether or not the node is a leaf is detected from the number of ports examined at step S203; i.e., if the number of
25 ports is "1", the node is a leaf. The leaf declares that "this node is a child, and the connected node is a

parent" at step S205, then terminates the operation.

On the other hand, a node that detected at step S203 that the number of ports is "two or more" is a "branch". Immediately after the bus reset, as

5 "undefined ports > 1" holds, the process proceeds to step S206, at which the flag FL is set with data indicative of "branch", then declaration of parent-child relation from another node is waited at step S207. When the parent-child relation is declared

10 from another node, the process returns to step S204 at which the branch examines the number of undefined ports. If the number of undefined ports is "1", the branch can declare at step S205 that "this node is a child, and the connected node is a parent" to the node connected

15 to the remaining port. If the number of undefined ports is still "two or more", the branch waits for declaration of parent-child relation from another node at step S207.

When any one of the branches (or exceptionally

20 leaf(ves) which delayed declaring a child) detects that the number of undefined ports is "0", the parent-child declaration of the overall network has been completed. The only one node that has "0" undefined port, i.e., the parent of all the nodes, sets the flag FL with data

25 indicative of a "root" at step S208. Then at step S209, the node is recognized as a root.

In this manner, the procedure from the bus reset to the parent-child declaration among all the nodes in the network ends.

Next, a procedure of providing each node with an ID will be described. First, the ID setting is performed at the leaves. Then, ID's are set in numerical order (from node number: 0) from leaves → branches → root.

In Fig. 10, at step S301, the process splits in accordance with node type, i.e., leaf, branch or root, based on the data set at the flags FL.

In case of leaf, at step S302, the number of leaves (natural number) in the network is set to a variable N. At step S303, the respective leaves request a node number to the root. If a plurality of requests have been made, the root performs arbitration at step S304, and provides a node number to one node at step S305, while notifies the other nodes of the result of acquisition of node-number indicating that the node number has been failed.

A leaf that has not obtained a node number (NO at step S306) repeats the request for node number at step S303. On the other hand, a leaf that has obtained a node number notifies all the nodes of the obtained node number by broadcasting ID information including the node number. As the broadcasting of the ID information

indicative of the number of branches is decremented at step S316. Then, from the determination at step S317, the procedure from step S311 to step S316 is repeated until the variable M becomes "0" in the determination
5 at step S317. When ID information on all the leaves have been broadcasted, the process proceeds to step S318, for setting the ID of the root.

At this time, it is only the root that has not obtained a node ID. At step S318, the root obtains the
10 smallest number that has not been provided to any other node as the node ID of the root, and at step S319, broadcasts ID information on the root.

As described above, the procedure until the node ID's for all the nodes have been set ends. Next, the
15 sequence of node ID determination will be described with reference to the network example shown in Fig. 11.

In the network in Fig. 11, a node B as a root is directly connected to its lower nodes A and C; the node C is directly connected to its lower node D; and the
20 node D is directly connected to its lower nodes E and F. The procedure of determining this hierarchical structure, the root node and the node ID's will be described below.

After the bus reset has occurred, to recognize
25 connection statuses of the respective nodes, parent-child relation is declared between ports of

directly connected nodes. "parent" means a node at an upper level and "child" means a node at a lower level in the hierarchical structure. In Fig. 11, the node that first declared parent-child relation after the bus reset is the node A. As described above, nodes (leaves) where only one port is connected can start declaration of parent-child relation. That is, if the number of ports is "1", it is recognized that the node is the end of the network tree, i.e., a leaf. The declaration of parent-child relation is started from the leaf which has first taken action among these leaves. Thus, a port of the leave node is set as a "child", while the port of another node connected to the leave node is set as a "parent". In this manner, "child-parent" relation is sequentially set between the nodes A and B, between the nodes E and D, and between the nodes F and D.

Further, among upper nodes having a plurality of ports, i.e., branches, parent-child relation is sequentially declared with respect to upper node(s), from the node that first received declaration of parent-child relation from the leaf. In Fig. 11, first parent-child relation is determined between the nodes D and E and between the nodes D and F. Then the node D declares parent-child relation with respect to the node C, and as a result, a relation "child-parent" is set

001230-66605960

between the nodes D and C. The node C, that has received the declaration of parent-child relation from the node D, declares parent-child relation with respect to the node B connected to the other port, thus

- 5 "child-parent" relation is set between the nodes C and B.

In this manner, the hierarchical structure as shown in Fig. 11 is constructed. The node B, that has finally become the parent at all the ports, is
10 determined as a root. Note that a network has only one root. In a case where the node B that has received declaration of parent-child relation from the node A immediately declares parent-child relation with respect to another node, the other node, e.g., the node C, may
15 be the root node. That is, any node may be a root depending upon timing of transmitting declaration of parent-child relation, and further, even in a network maintaining the same construction, a particular node is not always become a root.

- 20 As the root has been determined, the sequence of determining the respective node ID's is started. Each node has a broadcast function to notify its ID information to all the other nodes. ID information includes a node number, information on a connected
25 position, the number of ports, the number of ports connected to other nodes, information on parent-child

001E8D"66605960

relation on the respective ports and the like.

As described above, the assignment of node numbers is started from the leaves. In numerical order, node number = 0, 1, 2,.... is assigned. Then, by the
5 broadcasting of ID information, it is recognized that the node number has been assigned.

As all the leaves have obtained a node number, node numbers are assigned to the branches. Similar to the assignment of node numbers to the leaves, ID
10 information is broadcasted from the branch that received a node number, and finally, the root broadcasts its ID information. Accordingly, the root always has the greatest node number.

Thus, as the ID setting of the overall
15 hierarchical structure has been completed and the network has been constructed, then the bus initialization is completed.

[Control Information for Node Management]

20 The CSR core as shown in Fig. 5 exists on the register as a basic function of the CSR architecture for node management. Fig. 12 shows the positions and functions of the registers. In Fig. 12, the offset is a relative position from "0xFFFFF0000000.

25 In the CSR architecture, the register for the serial bus is arranged from "0xFFFFF0000200". Fig. 13

001E80"66605960

shows the positions and functions of the registers.

Further, information on node resources of the serial bus is arranged from "0xFFFFF0000800". Fig. 14 shows the positions and functions of the registers.

5 The CSR architecture has a configuration ROM for representing functions of the respective nodes. The configuration ROM has a minimum format and a general format, arranged from "0xFFFFF0000400". As shown in Fig. 15, the minimum format configuration ROM merely
10 shows a vendor ID which is a unique numerical value represented by 24 bits.

As shown in Fig. 16, the general format configuration ROM has information on a node. In this case, the vendor ID in this format is included in a
15 "root_directory". Further, "bus_info_block" and "root&unit_leaves" include unique device number including the vendor ID, represented by 64 bits. The device number is used after network reconstruction by bus reset operation, to continue recognition of the
20 node.

[Serial Bus Management]

As shown in Fig. 4, the protocol of the 1394 serial bus comprises a physical layer 811, a link layer
25 812 and a transaction layer 814. This provides, as the serial bus management, a basic function for node

management and bus resource management, based on the CSR architecture.

Only one node which performs bus management (hereinafter referred to as "bus management node") exists on the same bus, and provides the other nodes on the serial bus with management function which includes cycle master control, performance optimization, power source management, transmission speed management, construction management and the like.

The bus management function briefly divides into a bus manager, an isochronous resource manager and a node control function. The node control is a management function which enables communication among the nodes in the physical layer 811, the link layer 812, the link layer 812, the transaction layer 814 and an application program by the CSR. The isochronous resource manager, which is a management function necessary for isochronous-type data transfer on the serial bus, manages assignment of transfer bandwidth and channel number to isochronous data. For this management, after bus initialization, the bus management node is dynamically selected from nodes having the isochronous resource manager function.

Further, in a construction without a bus management node on the bus, a node having the isochronous resource manager function performs a part

001E00-6605960

of the bus management such as the power source
management and cycle master control. Further, the bus
management is a management function as service to
provide a bus control interface to an application
5 program. The control interface uses a serial-bus
control request (SB_CONTROL.request), a serial-bus
event control confirmation (SB_CONTROL.confirmation)
and a serial-bus event indication (SB_EVENT.indication).

The serial-bus control request is used when an
10 application program requires the bus management node to
perform bus reset, bus initialization, representation
of bus-status information, and the like. The
serial-bus event control confirmation is the result of
the serial-bus control request, and is notified from
15 the bus management node to the application for
confirmation. The serial-bus event control
confirmation is made as notification of an
synchronously-caused event from the bus management node
to the application.

20

[Data Transfer Protocol]

The data transfer by using the 1394 serial bus
simultaneously sends isochronous data (isochronous
packet) which must be periodically transmitted, and
25 asynchronous data (asynchronous packet) which can be
transmitted/received at arbitrary timing, further,

layer 814 performs processing relating to asynchronous data. Hereinbelow, the processings in the respective layers will be described.

5 [Physical Layer]

The bus arbitration in the physical layer 811 will be described.

00TE80"66605960
10 The 1394 serial bus always performs arbitration of bus use right prior to data transfer. The devices connected to the 1394 serial bus respectively relay a signal transferred on the network, thus constructing a logical bus-type network transmitting the signal to all the devices within the network. This necessitates bus arbitration to avoid packet conflict. As a result of
15 bus arbitration, one node can transfer data during a certain period.

Figs. 17 and 18 are block diagrams explaining the bus arbitration. Fig. 17 shows operation to request a bus use right; and Fig. 18, operation to allow to use
20 the bus. When the bus arbitration is started, a single or plurality of nodes respectively request a bus use right to use the bus to its parent node. In Fig. 17, the nodes C and F request a bus use right. The parent node (node A in Fig. 17) that has received
25 the request relays the request by further requesting a bus use right to its parent node. The request is

requirement. The arbitration does not always provide a bus use right to the same node, but equally provides a bus use right to the respective nodes (fair arbitration).

5 The processing at the root branches at step S407 into processing for the node dominated in the arbitration at step S406, and processing for the other nodes lost in the arbitration. In a case where there is one node that requested the bus use right, or one
10 node has dominated in the arbitration, the node is provided with an permission signal indicative of bus use permission at step S408. The node starts data (packet) transfer immediately after it receives the permission signal (step S410). On the other hand, the
15 nodes lost in the arbitration receive a DP (data prefix) packet indicative of rejection of the bus use request at step S409. The processing for the node that received the DP packet returns to step S401 to request a bus use right again. Also, the processing for the
20 node that completed data transfer at step S410 returns to step S401.

[Transaction Layer]

 The transaction layer includes a read transaction,
25 a write transaction and a lock transaction.

 In a read transaction, an initiator (requiring

node) reads data from a specific address in the memory of a target (response node). In a write transaction, the initiator writes data into a specific address of the memory of the target. In a lock transaction, the initiator transfers reference data and update data to the target. The reference data is combined with data of the address of the target, into a designation address to specify a specific address of the target. Data at the designation address is updated by the update data.

Fig. 20 shows a request-response protocol with read, write and lock commands, based on the CSR architecture in the transaction layer. In Fig. 20, the request, notification, response and confirmation are service units in the transaction layer 814.

A transaction request (TR_DATA.request) is packet transfer to a response node; a transaction indication (TR_DATA.indication) is notification of arrival of the request to the response node; a transaction response (TR_DATA.response) is transmission of acknowledgment; and a transaction confirmation (TR_DATA.confirmation) is reception of acknowledgment.

[Link Layer]

Fig. 21 shows services in the link layer 812. The services are service units of a link request

transfer. The isochronous transfer is executed on the bus in a predetermined cycle, called "isochronous cycle". The period of the isochronous cycle is 125 μ s. A cycle start packet (CSP) 2000 indicates the start of
5 the isochronous cycle for asynchronizing the operations of the respective nodes. When data transfer in a cycle has been completed and a predetermined idle period (sub-action gap 2001) has elapsed, a node which is called "cycle master" sends the CSP 2000 indicative of
10 the start of the next cycle. That is, this interval between the issuance of CSP's is 125 μ s.

As channel A, channel B and channel C in Fig. 24, the respective packets are provided with a channel ID, so that plural types of packets can be independently
15 transferred within one isochronous cycle. This enables substantially-realtime transfer among the plural nodes. The receiver node can receive only data with a predetermined channel ID. The channel ID does not indicate an address of the receiving node, but merely
20 indicates a logical number with respect to the data. Accordingly, one packet sent from a sender node is transferred to all the other nodes, i.e., broadcasted.

Similar to the asynchronous transfer, bus arbitration is performed prior to the packet
25 broadcasting in isochronous transfer. However, as the isochronous transfer is not one-to-one communication

like the asynchronous transfer, the reception acknowledgment code ACK used as a response in the asynchronous transfer is not used in the isochronous transfer.

5 Further, an isochronous gap (iso gap) in Fig. 24 represents an idle period necessary for confirming prior to isochronous transfer that the bus is in idle status. If the predetermined idle period has elapsed, bus arbitration is performed with respect to node(s)
10 desiring isochronous transfer.

 Fig. 25 shows a packet format for isochronous transfer. Various packets divided into channels respectively have a data field, a data CRC field for error correction and a header field containing
15 information such as a transfer-data length, a channel No., various codes and error-correction header CRC as shown in Fig. 26.

[Bus Cycle]

20 In practice, both isochronous transfer and asynchronous transfer can be mixedly performed on the 1394 serial bus. Fig. 27 shows transition in the isochronous transfer and asynchronous transfer mixedly performed on the 1394 serial bus.

25 The isochronous transfer is performed prior to the asynchronous transfer because after the CSP, the

isochronous transfer can be started with a gap
(isochronous gap) shorter than the idle period
necessary for starting the asynchronous transfer.
Accordingly, the isochronous transfer has priority over
5 the asynchronous transfer.

In the typical bus cycle as shown in Fig. 27,
upon starting the cycle #m, a CSP is transferred from
the cycle master to the respective nodes. The
operations of the respective nodes are asynchronized by
10 this CSP, and node(s) that waits for a predetermined
idle period (isochronous gap) to perform isochronous
transfer participates in bus arbitration, then starts
packet transfer. In Fig. 27, a channel e, a channel s
and a channel k are transferred by the isochronous
15 transfer.

The operation from the bus arbitration to the
packet transfer is repeated for the given channels, and
when the isochronous transfer in the cycle #m has been
completed, the asynchronous transfer can be performed.
20 That is, when the idle period has reached the
sub-action gap for the asynchronous transfer, node(s)
that is to perform the asynchronous transfer
participates in bus arbitration. Note that only if the
sub-action gap for starting the asynchronous transfer
25 is detected, after the completion of isochronous
transfer and before the next timing to transfer the CSP

(cycle synch), the asynchronous transfer can be performed.

In the cycle #m in Fig. 27, the isochronous transfer for three channels is performed, and then two
5 packets (packet 1 and packet 2) including ACK are transferred by the asynchronous transfer. When the asynchronous packet 2 has been transferred, as the next cycle synch point to start the subsequent cycle m+1 comes, the transfer in the cycle #m ends. Note that
10 during the asynchronous or isochronous transfer, if the next cycle synch point to transfer the next CSP has come, the transfer is not forcibly stopped but continued. After the transfer has been completed, a CSP for the next cycle is transferred after a
15 predetermined idle period. That is, when one isochronous cycle is continued for more than 125 μ s, the next isochronous cycle is shorter than the reference period 125 μ s. In this manner, the isochronous cycle can be lengthened or shortened based
20 on the reference period 125 μ s.

However, it may be arranged such that the isochronous transfer is performed in every cycle, while the asynchronous transfer is sometimes postponed until the next cycle or the cycle further subsequent to the
25 next cycle, so as to maintain realtime transfer. The cycle master also manages information on such delay.

The IEEE 1394 serial bus used in this embodiment has been described. Characteristic control in the first embodiment will be explained.

5 [Arbitration Method/ Distribution Control of Image Processing]

10 The system arrangement shown in Fig. 1 can realize higher-speed data communication by connecting the digital camera 1 and printer 2 in one-to-one correspondence using a 1394 serial bus having the above-described arrangement and functions. In the first embodiment, data is asynchronously transferred between the digital camera 1 and the printer 2. In this system, the digital camera 1 has higher
15 performance than the printer 2, so that the first embodiment can distribute image processing which should be generally performed by the printer 2 to the digital camera 1.

20 In the system of the first embodiment, the digital camera 1 and printer 2 can equally execute distribution control of image processing using the peer-to-peer feature of the 1394 serial bus, and either apparatus can take the initiative of this control.

25 In the first embodiment, an apparatus having the node ID = 0 can take the initiative based on the node ID of each apparatus set by bus reset in connection.

correction of, e.g., changing the image size if
necessary, and undergoes color correction at step S3107
if necessary. At step S3108, the obtained image data
undergoes image conversion processing of converting the
5 image data from an RGB format as the input format of
the digital camera 1 into a CMYK format suitable for
image formation by the printer 2. At step S3120,
actual printing operation is executed based on the
image data of the CMYK format.

10

●Process of Root B

Root B as a processing sequence different from
root A will be described. In executing the process of
root B, the process in the digital camera 1 branches at
15 step S3103 not to root A but to step S3109, and
compressed image data is read out from the memory and
decompressed. After that, the process branches at step
S3110 to root B to transfer the decompressed image data
to the printer 2 at step S3111. The printer 2 performs
20 the above-described correction processing at step S3106
for the transferred image data. The subsequent process
is the same as root A.

●Process of Root C

25 In executing the process of root C, the process
in the digital camera 1 branches at step S3110 not to

00650999-083100

printing operation at step S312 on the basis of the transferred image data.

Roots B to E shown in Fig. 28 execute transfer processing (S3111, S3114, S3117, and S3119) after
5 decompression processing at step S3109, so that the data amount to be transferred increases in comparison with transfer processing (S3104) of root A. The transfer time is, therefore, the shortest in root A.

As shown in the flowchart of Fig. 28, image
10 processing in the first embodiment selectively executes any one of roots A to E. A root selection method in the first embodiment will be described in detail.

● Process of Root Selection

15 Fig. 29 is a flowchart showing root selection processing in the first embodiment. This selection processing is executed under the control of the CPU 5 in the digital camera 1 which has taken the initiative by the above arbitration.

20 After printing processing starts, the digital camera 1 reads the configuration ROM of the printer 2 at step S3201, and specifies the model of printer based on the contents. Note that the configuration ROM has already been read in connecting the apparatus, and if
25 its contents are stored in a memory or the like, the stored contents are read out.

exhibiting the shortest total processing time at step S3206, and notifies the printer 2 of the selection result at step S3207 to cause the printer 2 to prepare for printing.

- 5 Image processing and transfer processing shown in Fig. 28 start by the selected root exhibiting the shortest total processing time.

 Calculation of the total processing time of each root at step S3205 is done as follows. When each
10 processing shown in Fig. 28 is to be performed in units of blocks of image data, given processing ends for all the data in one block, and then the block is subjected to the next processing. Based on this assumption, the total processing time can be calculated by simple
15 addition. Root selection in this case greatly depends on the performance of a CPU or the like and the transfer processing speed in each apparatus.

 In practice, however, each processing is often executed in units of small blocks prepared by dividing
20 one block of image data. When given processing is executed for one block of image data, the processing results are sequentially transmitted to the next processing in units of small blocks having undergone the processing. This realizes immediate processing in
25 units of small blocks depending on the contents of the next processing, and two processes are

parallel-performed to shorten the processing time.
Hence, actual root selection requires not simple
addition but complicated calculation.

For example, root C shown in Fig. 28 allows
5 parallel-executing image data correction processing at
step S3112 and transfer processing at step S3114. The
total processing time of root C is calculated by
subtracting the parallel processing time from the total
of times required for these processes. In other words,
10 the total processing time is shorter than the simple
sum of processing times by the parallel processing time.

Another root also allows parallel-executing color
correction processing at step S3115 and transfer
processing at step S3117, or image conversion at step
15 S3118 and transfer processing at step S3119. This
parallel processing shortens the total processing time.
Thus, for another root, the total processing time is
calculated at step S3205 shown in Fig. 29 in
consideration of the parallel processing time.

20 Since the total processing time is calculated in
this way, the performance of each apparatus influences
root selection as follows:

- ① When the performance of the digital camera 1 is low,
root A is advantageous.
- 25 ② When the transfer performance is low, root A is
advantageous.

connection partner of the digital camera 1 is the
printer 2 exhibiting relatively high performance,
distribution control is done on the initiative of the
printer 2 in order to distribute image processing in
5 accordance with the status of the printer 2.

The image processing system of the second
embodiment can also execute five roots A to E shown in
Fig. 28 in the first embodiment, and executes image
processing by selecting any one of the roots. A root
10 selection method in the second embodiment will be
explained in detail.

Fig. 30 is a flowchart showing root selection
processing in the second embodiment. An apparatus
constituting the image processing system of the second
15 embodiment can determine the type of partner apparatus
by reading information of the configuration ROM of the
partner apparatus by bus reset processing in system ON
operation or system connection. If the partner
apparatus is a "printer", the self apparatus starts
20 subordinate processing; and if the self apparatus is a
"printer", it takes the initiative of distribution
control of image processing in the system, and executes
the above-mentioned root selection processing under the
control of a CPU 10. After printing processing starts,
25 the printer 2 read-accesses the configuration ROM of
the digital camera 1, and specifies the model of

digital camera based on the read contents. Note that the configuration ROM has already been read in connecting the apparatus, and if its contents are stored in a memory or the like, the stored contents are
5 read out.

At step S3302, whether the printer 2 has information about the model of digital camera specified at step S3301 is checked. If YES at step S3302, the process branches to S3303; and if NO, to step S3304.

10 If NO at step S3302, the printer 2 issues a processing time calculation request to the digital camera 1. This request is asynchronously transferred on the 1394 serial bus. After the printer 2 requests the response of the results and receives the
15 calculation results, the printer 2 calculates its processing time. Then, the process proceeds to step S3305. The digital camera 1 which has received the processing time calculation request calculates the processing time in the digital camera 1 for each root
20 described with reference to Fig. 28 in accordance with an image to be printed. Upon the completion of calculation, the digital camera 1 returns the processing time of each root to the printer 2.

If YES at step S3302, the printer 2 calculates at
25 step S3303 the processing time of each root in the printer 2 described with reference to Fig. 28 in

accordance with an image to be printed. Then, the process proceeds to step S3305.

At step S3305, the printer 2 calculates the total processing time of each of roots A to E shown in

5 Fig. 28. The printer 2 selects a root exhibiting the shortest total processing time at step S3306, and notifies the digital camera 1 of the selection result at step S3307 to cause the digital camera 1 to prepare for printing.

10 Image processing and transfer processing shown in Fig. 28 start by the root which is selected in this manner and exhibits the shortest processing time.

The total processing time of each root at step S3305 in the second embodiment must be calculated in
15 consideration of the parallel processing time, similar to the first embodiment. Also in the second embodiment, the performance of each apparatus influences root selection, like ① to ④.

In the second embodiment, the transfer
20 performance is high because the 1394 serial bus is used for communication between apparatuses, and ② "the transfer performance is low" is excluded. In addition, the second embodiment assumes that the printer 2 has relatively high performance, and thus ③ "the
25 performance of the printer 2 is extremely low" is also excluded. As a result, ① "the performance of the

memory space in the printer 2. Note that a root used to transfer processed data in the digital camera 1, i.e., image processing to be performed is controlled based on the status of the printer 2.

5 Fig. 31 is a flowchart showing processing after the start of printing operation in the printer 2. This processing is controlled by the CPU 10 of the printer 2.

After printing operation starts, image data processed by the printer 2 is read out from a RAM 12 or
10 the internal image memory (not shown) of a data processing unit 13 at step S3801, and a printer driving unit 15 executes printing operation at step S3802. Whether all the printing operations end is checked at step S3803, and if Y at step S3803, printing processing
15 ends at step S3804.

If N at step S3803, the process proceeds to step S3805 to check whether the image data processed by the printer 2 is stored in the image memory. If Y at step S3805, the process returns to step S3802 to continue
20 printing operation. If N at step S3805, the process advances to step S3806 to check whether the processed image data is stored in the private memory (RAM 205) mounted in the printer 2. If Y at step S3806, the image data is printed at step S3802. If N at step
25 S3806, the process returns to step S3805 to wait for data to be printed.

09650999-083100

Note that image data processed by the digital camera 1 is stored in the private memory of the printer 2, but may be stored in the private memory of the digital camera 1. Also in this case, the image data
5 can be read out by the printer 2 via the 1394 serial bus, and the same control as in the flowchart of Fig. 31 can be executed.

As described above, according to the modification of the second embodiment, both the digital camera and
10 printer perform image processing for the same data, and the data processed by the digital camera is stored in a memory set in the 1394 serial bus space. Consequently, the printer exhibiting relatively high performance can properly select either of image processing results of
15 the digital camera and printer as image data to be printed.

The total time required for image printing processing can be shortened in the image processing system which can transfer image data at high speed by
20 directly connecting the digital camera and printer via the 1394 serial bus.

<Third Embodiment>

The third embodiment according to the present
25 invention will be described below.

An image processing system in the third

the flowchart is executed by both the digital camera 1 and printer 2.

At step S3401, an apparatus reads the contents of a configuration ROM in a partner apparatus in
5 connection. At step S3402, the apparatus checks whether rank information is added to the connectable model information of the configuration ROM. If YES at step S3402, the process proceeds to step S3403, and the apparatus checks whether the performance of the partner
10 apparatus is higher than that of the self apparatus by referring to the rank information of the self apparatus.

If YES at step S3403, the process advances to step S3404, and the self apparatus takes the initiative. If NO at step S3403, the process advances to step S3405,
15 and the self apparatus enters a standby state while the partner apparatus takes the initiative. Accordingly, which of the apparatuses should control distribution of image processing is properly determined.

After the apparatus which takes the initiative of
20 image processing distribution is determined, image processing described in the first and second embodiments is executed at step S3406.

If NO at step S3402, the process proceeds to step S3407, and the apparatus requests the partner apparatus
25 to notify the apparatus of the determination result of an image processing distribution control apparatus on

described based on the following assumption. That is,
data transfer via the 1394 serial bus is sufficiently
fast. In addition, printing operation in the printer 2
is sufficiently fast, and the printer 2 may wait for
5 processing depending on the contents of image
processing. The digital camera 1 holds image data
compressed in the JPEG format.

The sequence of printing processing in the fourth
embodiment will be described in detail.

10 Figs. 33A and 33B are flowcharts showing details
of the sequence of printing processing in the fourth
embodiment. Fig. 33A shows processing in the digital
camera 1, and Fig. 33B shows processing in the printer
2.

15 Processing in the digital camera 1 shown in
Fig. 33A will be explained.

If printing processing starts at step S3501, the
digital camera 1 reads out JPEG data to be printed from
an image memory (not shown) at step S3502, and divides
20 the JPEG data into predetermined blocks at step S3503.
At step S3504, the digital camera 1 detects the state
of an I/F 3. If the I/F 3 is in a ready state in which
data transfer is possible, the process proceeds to step
S3505; and if the I/F 3 is in a standby state (busy
25 state) in which data transfer is impossible, to step
S3508.

The ready/busy state of the I/F 3 is determined based on whether the print buffer of the printer 2 is empty. If the buffer of the printer 2 is full and has no free space, the I/F 3 is in the busy state. In
5 general, the buffer of the printer 2 has a free space at the initial stage of printing processing, and the I/F 3 is in the ready state in which data transfer is possible. Thus, the process branches to step S3505 at the initial stage of printing.

10 The digital camera 1 notifies the printer 2 of transfer of the JPEG data at step S3505, and transfers the JPEG data to the printer 2 via the I/F 3 in units of blocks at step S3506. If the JPEG data still remains at step S3507, the process returns to step
15 S3504 to repeat the processing. If NO at step S3507, the digital camera 1 ends processing for printing.

If the I/F 3 is in the busy state at step S3504, the digital camera 1 decompresses the remaining JPEG data in units of blocks at step S3508, and checks at
20 step S3509 whether the I/F state changes to the ready state. If the I/F 3 is still busy, the digital camera 1 repeats JPEG block decompression at step S3508. If the I/F state changes to the ready state, the process advances to step S3510.

25 The digital camera 1 notifies at step S3510 the printer 2 of transfer of RAW-RGB data obtained by

decompressing the JPEG data, and transfers the RAW-RGB data to the printer 2 via the I/F 3 in units of blocks. If the JPEG data still remains at step S3512, the process returns to step S3508 to repeat processing. If
5 NO at step S3512, processing ends.

Processing in the printer 2 shown in Fig. 33B will be explained.

If a CPU 10 of the printer 2 receives the JPEG data transfer notification (step S3505) or RAW-RGB data
10 transfer notification (step S3510) from the digital camera 1, the CPU 10 sets or resets the internal JPEG flag. The CPU 10 sets the JPEG flag if the transferred image data to be printed is JPEG data, or resets the JPEG flag if the image data is RAW-RGB data.

15 If the printer 2 starts printing processing, it checks at step S3513 whether image data to be printed that has been transferred via an I/F 4 is stored in the buffer area of a RAM 12. If NO at step S3513, the printer 2 waits for transfer of image data; and if YES,
20 the process proceeds to step S3514.

If the JPEG flag is set in the printer 2 at step S3514, image data in the buffer is determined to be JPEG data, and the process shifts to step S3515 to decompress the JPEG data, and to step S3516.

25 If NO at step S3514, image data in the buffer is determined to be RAW-RGB data, and the process directly

shifts to step S3516. The printer 2 performs predetermined image processing necessary for printing at step S3516, and then executes printing processing at step S3517 to complete the sequence of printing processing.

As described above, according to the fourth embodiment, the buffer state in the printer 2 is monitored via the I/F 3 during transfer of JPEG data by the digital camera 1. When the state changes to the busy state in which transfer is impossible, the remaining JPEG data is decompressed to transfer RAW-RGB data.

In other words, the digital camera 1 determines the switching timing of the transfer data format, and executes JPEG data decompression processing. This enables efficient printing processing in the system to increase the total throughput.

<Fifth Embodiment>

The fifth embodiment according to the present invention will be described.

An image processing system in the fifth embodiment has the same arrangement as that in the first embodiment, data is asynchronously transferred between a digital camera 1 and a printer 2, and a detailed description thereof will be omitted.

At step S3611, the printer 2 checks whether the buffer becomes full (buffer full state). If YES at step S3611, the process shifts to step S3617; or if NO, to S3612. In general, the buffer has a free space at the initial stage of printing processing, so that the process proceeds to step S3612. The printer 2 reads out at step S3612 JPEG data transferred from the digital camera 1, and decompresses the data at step S3613. The printer 2 performs predetermined image processing necessary for printing at step S3614, and then executes printing processing at step S3615. If the data still remains at step S3616, the process returns to step S3611; and if NO, printing processing ends.

15 If the buffer full state is detected at step S3611, the printer 2 issues a JPEG data decompression request to the digital camera 1 at step S3617.

At step S3618, the printer 2 reads out JPEG data transferred from the digital camera 1 from the buffer. If the JPEG data still remains at step S3619, the printer 2 decompresses it at step S3620. If NO at step S3619, the process proceeds to step S3621. The printer 2 performs predetermined image processing necessary for printing at step S3621, and then executes printing processing at step S3618. If the data still remains at step S3623, the process returns to step S3618; and if

NO, printing processing ends.

As described above, according to the fifth embodiment, the printer 2 monitors its buffer state during transfer of JPEG data. When the buffer changes
5 to the buffer full state, the printer 2 issues a JPEG data decompression request to the digital camera 1. In accordance with the decompression request, the digital camera 1 decompresses the remaining JPEG data to transfer RAW-RGB data.

10 That is, the printer 2 determines the switching timing of the transfer data format, and requests JPEG data decompression processing of the digital camera 1. This enables efficient printing processing in the system to increase the total throughput.

15 <Sixth Embodiment>

The sixth embodiment according to the present invention will be described.

An image processing system in the sixth
20 embodiment has the same arrangement as that in the first embodiment, data is asynchronously transferred between a digital camera 1 and a printer 2, and a detailed description thereof will be omitted.

The sixth embodiment is also based on the
25 assumption that data transfer via the 1394 serial bus is sufficiently fast, the printer 2 may wait for

processing because printing operation in the printer 2 is sufficiently fast, and the digital camera 1 holds image data compressed in the JPEG format.

Also in the sixth embodiment, decompression
5 processing of compressed data is shared between the digital camera 1 and the printer 2, but the sharing timing is determined by the printer 2.

The sequence of printing processing in the sixth embodiment will be described in detail.

10 Figs. 35A and 35B are flowcharts showing details of the sequence of printing processing in the sixth embodiment. Fig. 35A shows processing in the digital camera 1, and Fig. 35B shows processing in the printer 2.

15 Processing in the digital camera 1 shown in Fig. 35A will be explained.

If printing processing starts at step S3701, the digital camera 1 reads out JPEG data to be printed from an image memory (not shown) at step S3702, and divides
20 the JPEG data into predetermined blocks at step S3703. At step S3704, the digital camera 1 checks whether it has received a decompression request flag representing a JPEG data decompression request issued by the printer 2. If YES at step S3704, the process advances to step
25 S3707; and if NO, to step S3705. In the sixth embodiment, no decompression request is issued by the

printer 2 at the initial stage of printing processing.
Thus, the process advances to step S3705 at the initial
stage. At step S3705, the digital camera 1 notifies
the printer 2 of transfer of JPEG data, and transfers
5 one block of JPEG data to the printer 2 via an I/F 3.
If the JPEG data still remains at step S3706, the
process returns to step S3704 to repeat the processing.
If NO at step S3706, the digital camera 1 ends
processing for printing.

10 If NO at step S3704, the digital camera 1
decompresses one block of the remaining JPEG data to
generate RAW-RGB data at step S3707. At step S3708,
the digital camera 1 notifies the printer 2 of transfer
of the RAW-RGB data obtained by decompressing JPEG data,
15 and transfers one block of the RAW-RGB data to the
printer 2 via the I/F 3. Then, the process proceeds to
step S3706.

Processing in the printer 2 shown in Fig. 35B
will be explained.

20 If the printer 2 starts printing processing, it
checks at step S3709 whether image data to be printed
that has been transferred via an I/F 4 is stored in the
buffer area of a RAM 12. If NO at step S3709, the
printer 2 waits for transfer of image data to the
25 buffer; and if YES, the process proceeds to step S3710.

At step S3710, the printer 2 checks whether the

00180' 6609960

buffer becomes full (buffer full state). If YES at step S3710, the process shifts to step S3718. The printer 2 sets the JPEG data decompression request flag, and transmits it to the digital camera 1. After that, the process proceeds to step S3711. In general, the buffer has a free space at the initial stage of printing processing, so that the process proceeds to step S3711. At step S3711, the printer 2 checks whether the buffer has a free space (buffer empty state). If NO at step S3711, the process advances to step S3712; and if YES, to S3719. The printer 2 resets the JPEG data decompression request, and transmits it to the digital camera 1. Thereafter, the process proceeds to step S3712.

15 The printer 2 reads out at step S3712 JPEG data transferred from the digital camera 1. If the JPEG data still remains at step S3713, the printer 2 decompresses it at step S3714. If NO at step S3713, the process advances to step S3715. The printer 2 performs predetermined image processing necessary for printing at step S3715, and then executes printing processing at step S3716. If the data still remains at step S3717, the process returns to step S3710; and if NO, printing processing ends.

25 As described above, according to the sixth embodiment, the printer 2 monitors its buffer state

0011310 " 06050950

is low, decompression processing is desirably performed by only the printer 2 in order to increase the total processing speed.

5 .As described above, according to the seventh embodiment, the first data transfer in printing processing is limited to JPEG data, which can shorten the transfer time and allows the printer 2 to start printing operation at a higher timing. Accordingly, the total throughput of the system can increase.

10

<Eighth Embodiment>

The eighth embodiment according to the present invention will be described.

15 An image processing system in the eighth embodiment has the same arrangement as that in the first embodiment, data is asynchronously transferred between a digital camera 1 and a printer 2, and a detailed description thereof will be omitted.

20 The eighth embodiment is based on the assumption that the printer 2 may wait for processing because printing operation in the printer 2 is sufficiently fast, and the digital camera 1 holds image data compressed in the JPEG format.

25 In the eighth embodiment, when the first image data to be printed is compressed, which of apparatuses can most efficiently decompress the data is determined

by a CPU 5 of the digital camera 1 as follows.

If the data transfer speed is sufficiently high,
i.e., equal to or higher than a predetermined value,
the data transfer time can be shortened. From this,
5 the CPU 5 determines that the digital camera 1 can more
efficiently perform JPEG data decompression processing.

If the data transfer speed is lower than the
predetermined value, the CPU 5 compares the performance
of the digital camera 1 with that of the printer 2, and
10 determines that an apparatus exhibiting higher
performance executes decompression processing. As this
performance comparison method, the CPU 5 can grasp the
performance of the printer 2 by reading the contents of
a configuration ROM in the printer 2 in connecting the
15 digital camera 1 to the printer 2, and referring to
model information described in the configuration ROM.
If the configuration ROM of the printer 2 does not
contain any model information, the printer 2 can read
the configuration ROM of the digital camera 1 to
20 determine the performance of the digital camera 1 and
that of the printer 2, and can notify the digital
camera 1 of the determination result.

If the data transfer speed is very low, the CPU 5
determines that decompression processing is efficiently
25 done by only the printer 2.

After an apparatus which decompresses the first

JPEG data is determined in accordance with the data transfer speed, printing processing by sharing described in the fourth to sixth embodiments is executed.

5 As described above, according to the eighth embodiment, which of the digital camera 1 and printer 2 can efficiently decompress the first JPEG data is appropriately determined to increase the throughput of printing processing.

10 In the above-described embodiments, the network is constructed using a serial interface defined by IEEE 1394. However, the present invention is not limited to this, and can also be applied to a network constructed using an arbitrary serial interface such as a universal
15 serial bus (USB).

[Other Embodiment]

The present invention may be applied to a system constituted by a plurality of devices (e.g., a host
20 computer, interface device, reader, and printer) or an apparatus comprising a single device (e.g., a copying machine or facsimile apparatus).

The object of the present invention is realized even by supplying a storage medium (or recording medium)
25 storing software program codes for realizing the functions of the above-described embodiments to a system

of the present invention can be made without departing
from the spirit and scope thereof, it is to be
understood that the invention is not limited to the
specific embodiments thereof except as defined in the
5 appended claims.

007E80" 65605960